
CR-68 SERVICE NOTES

(001-206)

SPECIFICATIONS

```
OdBm max @ Vol. max
                                                           Accent min
OUTPUT LEVEL
                                                         10k-ohm
                                                    Lo:
                                        220k-ohm
                                   Hi:
OUTPUT IMPEDANCE
                                                           OV
                                                    Off:
                                        +15₹
                                   On:
TRIGGER PULSE OUTPUT
                                   8 watts
POWER CONSUMPTION
                                   260(W) x 275(D) x 180(H)mm
DIMENSIONS
                                   4.5kg
WEIGHT
                                                   Pot. EVH2CAP25B54
                        Pot. EVHCOAP25B54
** Note that there
                                                         (028-966)
                              (026-023)
   are two versions
                                                   Knob no.43 (016-043)
   of SLR322:
   upward throw and
                                  -Knob no.44
                                                      LED SLP-131B(019-013)
   downward throw
                                     (016-044)
                              Pot.
                              EVHCOAP25B15
                                                            Switch
                                 (026-024)
Cabinet no.117
                                                            SDG5P (OC1-217)
   (081-117)
                                                            Knob no.81
                                                                   (016-081)
                                    Panel no.240
                                      (072 - 240)
 Pot.
                                                                 Switch no.273
 EVHCOAP25B14
                                                                 SCK-41097
 (026-021)
                                                                   (001-273)
 Switch SLR322
                                                                 Switch
 (001-264) upward
                                                                 SUF-6-2
                                                                 (001-263)
 Switch no.273
 SCK-41097
 (001-273)
                                                                 ** Switch
                                                                    SLR322
                                                                   (001-231)
 Switch SRA1015
                                                                 downward
  (001-230)
                                                                 Switch
 Switch SRA101B
                                                                  SUF-B-2
  (001-229)
                                                                  (001-240)
 Base no.20(foot)
   (111-020)
                                                                 Buttons
                                          VARIATION
                                                                 no.8 Grey
                      "16"COMBI. TRIGGER OUT START/STOP
  Nameplate
                                                                 no.89 Blue
   (076-356)
                                                                 no.88 Yellow
                                                          no.87 Green
  Cabinet Removal
                                                                 no.86 Red
  Screws 4x20mm
                                                                 no.85 White
    oval
                                                                   (016-0**)
                                           Jacks SG7622
             Switch HSW-0372-01-030
```

(009-012)



CIRCUIT DESCRIPTION

COMPUTER BOARD GL-10

the program memory.

The uPD8048 is an 8-bit parallel computer fabricated on a single sillicon chip. The 8048 contains a lk x 8 ROM program memory, a 64 x 8 RAM memory, 27 I/O lines, an 8-bit timer/counter and clock circuits. Used on this board is a uPD8048C-015 version in which program and data dedicated to the CR-68 are stored in

1. SCANNING for IDENTIFYING PANEL SWITCH SETTINGS

The uPD8048 reads panel switch settings by scanning the lines through Port 2 (P24-P27) of IC10,IC8 (74LS-138, Decoder) and Port 1 (P10-P17) of IC10. The output from IC8 (Binary-to-octal decoder) goes—through one of properly arranged switches and matrix to port 1. For example let's assume that SWING switch is—depressed. When A input of IC8 is high and B, C and G2B inputs—are low as shown in Fig. 1. The output of 1 goes low and other outputs go high.

Since Port 1 (P10-P17) functions now as an input port and 1 of IC8 is low with SWING switch on, only P10 of IC10 goes low. IC10 reads this condition of Port 1 and identifies that SWING switch is depressed. By repeating such scanning, the computer can identify every switch setting in sequence.

This scanning and reading, in STOP mode, are performed continously in very short periods by pulses with durations of several microsecons, bur after START switch is pressed, this scanning is performed once a measure

2. SENDING OUT RHYTHM PATTERNS

After panel settings are identified as described above, the data corresponding to the identification is selected from contains of the ROM and fed into Port 1 and Port 2.

Tow 74LS138's (IC8 and IC9) are used in parallel to constitute a binary-to-hexadecimal decoder. In this case, Port 1 of IC10 functions as an output port.

3. VARIATION TURNED ON WITH MANUAL BUTTON

Since the computer reads data once in one measure, if MANUAL button is pressed during the period between one reading and another, a circuit is required to memorize the switching, which consists of IC4 (74LS00) and other components.

IC4a and IC4b constitute an RS flip-flop which is reset when START/STOP button is tapped to start the

rhythm unit. When reset in this way, pin 3 of IC4a goes high, and pin 6 of IC4b goes low and hereafter this condition is held.

In reading, with MANUAL button off, pin 6 of IC4b remains low and pin 8 of IC4c is held high independent of the condition of pin 10 of IC4c. When MANUAL button is pressed, pin 5 of IC4b immediately goes low and RS flip-flop is set. Pin 3 of IC4a goes low and pin 6 of IC4b goes high and this condition is

When a negative going pulse is sent out from 4 of IC8 while reading switch positions, the pulse is inverted by IC2c and this inverted positive pulse is fed to pin 10 of IC4c. Since pin 9 of IC4c is kept high, a negative going pulse is sent out from pin 8 of IC4c and fed into Port 1 through D209. Thus, the computer detects that MANUAL button has been pressed.

Immediately after reading, the computer sends out a negative going pulse from 0 of IC8 to reset RS flip-flop. To prevent malfunction, this pulse (after invertion by IC2a) and a pulse from ALE of IC10 are NANDed to produce a reset pulse. see Fig. 2

4. CLOCK GENERATOR IC3e, IC3f

This circuit, a clock generator from which pulses are emitted to synchronize the operations carried out by the computer, is a CR oscillator consisting of IC3e, IC3f and other components. The oscillator generates clock signals of about 3MHz which are fed to XTAL pin of IC10.

5. MASTER OSCILLATOR Q101, Q102

This oscillator determines the tempo of the rythm and is a multivibrator consisting of Q101, Q102 and other components, whose oscillation period is variable from 10ms - 200ms with TEMPO control VR2.

6. START CIRCUIT IC5b, ICla - ICld, IC2b

This circuit consists of IC5b (D flip-flop) and other components. The output "Q" on pin 1 of IC5b is connected to Tl of IC10.

Immediately after POWER switch is set to ON a short positive going pulse with the time constant of R212 and C208 is generated at pin 11 of ICld and resets IC5b. Q on pin 1 goes low and $\overline{\rm Q}$ on pin 2 goes high. Consequently, when POWER switch is set to ON, IClO is always set in the idling mode.(When T1 of IClO is low, the computer stops all functions except scanning). When START button is pressed, a positive pulse is generated at pin 4 of IClb which is fed into pin 3 of

IC5b. Q goes high and \overline{Q} goes low. Then T1 of IC10 goes high to start the rhythm unit.

The one shot pulse generator consisting of ICla, IClc, IC2b and other components detects the leading edge of an output waveform from Q on pin 1 of IC5b and generates a pulse with a duration of about 30ms which resets the master oscillator when the rhythm unit starts.

See Fig. 3

7. FOOT SWITCH CIRCUIT IC3a - IC3d

The foot switch circuit for START/STOP consisting of IC3a, IC3b and other components, and that for VARIA-TION consisting of IC3c,IC3d and other components, are almost the same circuit. A CR time constant circuit combined with a schmitt trigger circuit is used to prevent malfunction caused by foot switch chattering.

8. DIVIDER 107a, 105a, 106a, 106b

To send out clock pulses with 8 beat and 16 beat to TRIGGER OUT jack, a circuit is required to divide the output signals from the master oscillator into 1/3 and 1/6. The circuit consists of four MC14013B's (D flip-flop, IC7a, IC5a, IC6a, and IC6b) and other components. IC7a, used as an inverter, shapes output waveforms from the master oscillator to prevent the divide-by-3 circuit from malfunctioning. The singals are fed into the divide-by-3 circuit consisting of IC5a and IC6b to be converted to signals with 16 beat and sent from Q on pin 1 of IC6b. Signals fed from $\overline{\mathbb{Q}}$ on pin 2 of IC6b to CP on pin 11

Signals fed from \overline{Q} on pin 2 of IC6b to CP on pin 11 of IC6a are divided again to be converted to signals with 8 beat and sent out from Q on pin 13 of IC6a. see Fig.4

VOICING BOARD VG-12

1. LATCH IC1 -- IC3

This circuit, consisting of three 74LS175 flip-flops, take output pulses to be latched from Port 1 and Port 2 through IC2d and IC2e (clock), and take pulses from the master oscillator to clear the preceding latch, producing 5V positive going pulse, i.e. rhythm pattern, with the same duration as output pulse of the master oscillator.

The output pulses from the flip-flops are converted by Q25-Q35 into negative going pulses with a +15V-0V swing and fed into inputs of the voicing circuits.

see Fig. 5

2. ACCENT CIRCUIT Q21, Q24, VR14

This circuit is used to add accent to a rhythm according to a preset accent pattern by changing the sound level at the output amplifier. The circuit consists of the ACCENT (VR14), Q21, Q24 and other components. An accent pulse from $\overline{\mathbb{Q}}$ on pin 3 of IC1 passes through Q21 and then is differentiated and integrated to be converted to a proper envelope signal which is fed into the gate of FET (Q24).


Q24 is off when a signal is not provided at the gate. In this case, the voltage of the output signal from Q9 is divided by the ratio of R137 (68k-ohm) to the input impedance of Q10 and is fed into Q10. When a signal is fed into the gate, Q24 is turned on. With ACCENT control at 10, most the signal flows into the accent potentiometer and Q24, but very little

the accent potentiometer and Q24, but very little into R137, giving a high level output signal which is used to add accent.


3. LEAKAGE SOUND KILLER Q20, Q23

These circuits are designed to kill sound from the voicing circuits generated by transient voltage when power is turned on or off. When power is on, Q20 will not function normally until C79 charges enough in respect to the emitter.

The voltage drop at the gate of Q23 is quicker than it is at the drain or source after trun, so that Q23 is shut off.



CONNECTION DIAGRAM DIP (TOP VIEW)



NOTE: The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-line Package.

F4013 TRUTH TABLES

SYNCHR		OUT	PUTS
СР	D	Q _{n+1}	$\overline{\alpha}_{n+1}$
7	L	L	Н
	Н	н	L

Conditions: $S_D = C_D = LOW$

ASYNCH INPL		ОUТ	PUTS
SD	CD	Q	ā
L	Н	L	Н
Н	L	Н	L
Н	н	L	L

L = LOW Level

H = HIGH Level


= Positive-Going Transition


X = Don't Care

Q_{n+1} ≈ State After Clock Positive Transition

F4001 QUAD 2-INPUT NOR GATE


F4001
LOGIC AND CONNECTION DIAGRAM
DIP (TOP VIEW)






DECODERS/DEMULTIPLEXERS

SN54LS138, SN54S138...J OR W PACKAGE SN74LS138, SN74S138...J OR N PACKAGE (TOP VIEW)




'LS138 S138



'LS138, 'S138 FUNCTION TABLE

	OUTPUTS											
ENA	BLE	S	ELEC1						_			
G1	G2*	С	В	A	YO	Y1	Y2	Y3	Y4	Y5	Y6	Y7
×	Н	×	х	х	н	Н	Н	Н	Н	Н	Н	Н
L	×	×	X	×	н	Н	Н	Н	Н	Н	Н	Н
н	L	L	L	L	L	н	Н	Н	Н	н	Н	Н
н	Ē	L	L	н	н	L	н	н	н	н	Н	н
н	Ĺ	1	н	L	н	н	L	н	н	н	Н	Н
н	Ĺ	1.	н	н	н	н	н	L	н	Н	Н	н
н	Ē	Н	i.	L	н	н	н	н	L	н	н	н
н	ī	Н	ī	н	н	н	н	н	н	L	н	н
H	-	H	н	L	Ιн	н	н	н	н	н	L	н
н		1 "	н	н	Н	н	н	н	н	н	н	L

*G2 = G2A + G2B H = high level, L = low level, X = irrelevant SN54175, SN54LS175, SN54S175 . . . J OH W PACKAGE SN74175, SN74LS175, SN74S175 . . . J OR N PACKAGE (TOP VIEW)



TYPES	TYPICAL MAXIMUM CLOCK	TYPICAL POWER DISSIPATION PER FLIP-FLOP
174, 175	35 MHz	38 mW
'LS174 LS175 'S174 'S175	40 MHz 110 MHz	14 mW 75 mW

QUADRUPLE D-TYPE FLIP-FLOPS

FUNCTION TABLE

(EACH FLIP-FLOP)

	OUT	PUTS		
CLEAR	CLOCK	D	a	ā١
L	х	х	L	н
н	†	н	н	L
н	1	L	L	н
н	L	x	σo	\bar{a}_0

H = high level (steady state)

L = low level (steady state)

X = irrelevant


1 = transition from low to high level

 Q_0 = the level of Q before the indicated steady-state

input conditions were established.

† = '175, 'LS175, and 'S175 only


HEX INVERTERS



SN54H04 (J) SN54L04 (J) SN54LS04 (J W) SN54S04 (J W) SN7404 (J N) SN74H04 (J N) SN74L04 (J N) SN74LS04 (J N)

SN74S04 (J N)

QUADRUPLE 2-INPUT POSITIVE-NAND GATES



SN5400 (J) SN54H00 (J) SN54L00 (J) SN54L500 (J W)


SN54S00 (J W)

SN7400 (J N) SN74H00 (J N) SN74L00 (J N) SN74LS00 (J N) SN74S00 (J N)

MARCH.15.1979 WI3(WHT) Rear Chassis no.225 (061-225) W15 (BLK) W/4((WHT) WIL (BLK) WIZ (WHT) WII(RED) GL-10 052-429A Sub Chassis no.233 (061,-233) VG-12 052-430A Chassis no.224 (061-224) GND 27 26 25 24 25 22 20 19 18 79 052-429A 22**0 4 4 4 4 4 4** 1 14 RS-16

052-431A

CHECK & ADJUSTMENT





SCOPE CONNECTION

l through ll: as illustrated Q13, Q14: V IN -- to collector. H -- Internal TRIG with proper time base.

VOICE	Ccn-	FF	REQUENC	Y	DECAY	TIME	AMPLI	TUDE	set	
to be adjusted	nect scope to	Adjust	fo ms	or Hz	Adjust	for ms	Adjust	for V-pp	BALANCE at	
BASS DRUM	1	VR7	16	62.5	VR8	100	*	1.4		
LOW CONGA	2	VR5	4.8	208	VR6	100	*	1.4	full- counter-	
LOW BONGO	3	VR3	2.5	400	VR4	40	*	0.6	clockwise	
HIGH BONGO	4	VRl	1.66	600	VR2	40	*	0.7		
COW BELL H	Q13 C	VR9	1.25	800	shift s	cope V	IN from	m 7		
COW BELL L	Q14 C	VR10	1.8	555	VOLUME,	H IN	to inte	rnaı	11 X 11	
CCW BELL	5	restore nection	e scope n to pr		*	60	*	0.5	non- adjustable just check	
RIM SHOT	6	C9	0.676	1,480	*	5	*	4.4		
CLAVES	7	C4	0.38	2,630	*	18	*	0.7		
MARACAS	8	adjust	ing VRl	2 on	*	18	VR12	1.5		
HI-HAT	9	any on	e voice	makes	*	50	VR12	1.5	6.77	
CYMBAL	10	all			*	250	VR12	1.5	full- clockwise	
SNARE DRUM	11				*	60	VRll	1.0		
1.5V 1V pp 20msec after sound initiation; SNARE only DECAY TIME										

Figures in the table show factory standard and may be slightly deviated for personal taste or to meet frequency response of an amlifier being used.





PARTS LIST

081-117 111-020 072-240 076-356 061-224 061-233	Base no.20 (foot) Panel no.240 Nameplate no.356 rear above jacks Chassis no.224 main Chassis no.233 sub GL-10 mounting	SWITCHES 001-180 SDG-5P power 001-273 SCK-41097 keyboard 001-206 HSW-0372-01-030 slide TRIG OUT 001-230 SRA1015 rotary MEASURE 001-229 SRA101B rotary FILL IN 001-263 SUF-6-2 push gang ROCK-DISCO-2 001-240 SUF-B-2 phsh gang WALTZ 001-231*SLR322 lever RHYTHM A/B 001-264*SLR322 lever AUTO/MANUAL *oposite throw directions
016-043		
016-044 016-081 016-085 016-085 016-086 016-087 016-088	no.44 rotary no.81 blk power switch Button no.8 gray no.85 white no.86 red no.87 green	POTENTIOMETERS 026-023 EVHCOAP25B54 50kB BALANCE 026-024 EVHCOAP25B15 100kB ACCENT 026-021 EVHCOAP25B14 10kB VOLUME 028-996 EVH2CAP25B54 50kB TEMPO PC Trimmers 028-001 EVTR4A00(SR19) 500-ohm
016-089	no.89 blue	028-003 E V TR4A00(SR19) 5k
022-030	COILS & TRANSFORMERS Coil no.30 45mH	028-004 EVTR4A00(SR19) 10k 028-005 EVTR4A00(SR19) 20k 028-006 EVTR4A00(SR19) 50k
022 - 033 022 - 124N	Coil no.33 3R 700mH PT no.124N 100V	CAPACITORS
022-1240 022-1240	3 PT no.124C 117V 2 PT no.124D 220/240V	032-095 0.47uF 35V K tant. 035-109 ECQM6103KZ 600V polyester
	PCBs	FUSES
142-010A 143-012A	RS-16A etch mask 052-431A GL-10A etch mask 052-429A VG-12A etch mask 052-430A OP-102 etch mask 052-432	008-024 SGA 0.5A prim/sec +5V 100/117V 008-026 SGA 1A sec +15V 100/117V 008-056 CEE 100mAT prim 220/240V 008-060 CEE 250mAT sec 220/240V
	ICs	MISCELLANEOUS
020-141 020-106 020-108 020-138 020-124 020-120 020-169 020-041	7805UC regulator +5V 7815UC regulator +15V 74LS138N 74LS04N 74LS00N MC14001BCP MC14013BCP	Ol2-003 Fuse Clip TF-758 Ol2-040 IC Socket ICC30-040-350G 40 pin O09-012 Jack SG7622 O64-134 Holder no.134 line cord O47-003 Line Cord Strain Relief O47-023 Line Cord Clamp 1702B 120-001 Long Nut no.1 3xl0mm stand-off O53-289 Flat Cable no.289 5 pin O53-290 Flat Cable no.290 4 pin
179-022		0), 2)0 11a0 oabte no.230 4 pm
	TRANSISTORS	
017-106	2SC1815-GR	* Registors muleus and andinom
017-021 017-046 017-016	2SC900-F 2SC828-R NZ selected for noise 2SK30A-GR FET	* Resistors, mylars and ordinary electrolytic capacitors are omitted.
	DIODES	USIC everything
018-059 018-082 019-013	1S1588 W-02 bridge 1.5A	ARTS TO the musician

2320 DAVIE BO FORT LAUDERDAL







Fig.3













Fig.5

Refer to the function table on page 1

GL-10B(142-010B) VIEW from FOIL SIDE Serial No.822000 and up

Portions of pattern not shown remain unchanged.

Both GL-10A and GL-10B correspond to the same circuit diagram since some components are attached on the foil side or connected in series in the form of pyramid on GL-10A and accommodated on GL-10B in place.




<u>CAUTION</u>: Always handle MOS ICs while wearing an earth grounded wristband to prevent failure of ICs due to electrostatic discharge. All test equipment must also be earth grounded.


RHYTHM TEMPO ADJUSTMENT


- 1. Connect scope to Q102 collector (Master Oscillator).
- 2. Turn TEMPO knob full clockwise (QUICK).
 Adjust VR1 for 10ms between fall or rise of squares.
- 3. Turn TEMPO knob full counterclockwise (SLOW).


 Turn VR3 in the direction in which the period becomes shorter than 200ms. Stop, then rotate VR3 slowly in the reverse direction until the period is 200ms.
- 4. Repeat steps 3 and 4.



If bottom portion is insuficiently saturated, replece Q101 and Q102 with a new pair of the same rank.







VG-12A(143-012A)

1 2 10

OP-102(149-102)

